Back to home page

EIC code displayed by LXR

 
 

    


Warning, /include/clang/Basic/riscv_sifive_vector_builtins.inc is written in an unsupported language. File is not indexed.

0001 #if defined(TARGET_BUILTIN) && !defined(RISCVV_BUILTIN)
0002 #define RISCVV_BUILTIN(ID, TYPE, ATTRS) TARGET_BUILTIN(ID, TYPE, ATTRS, "zve32x")
0003 #endif
0004 RISCVV_BUILTIN(__builtin_rvv_sf_vqmaccu_2x8x2,"", "n")
0005 RISCVV_BUILTIN(__builtin_rvv_sf_vqmaccu_2x8x2_tu,"", "n")
0006 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_x,"", "n")
0007 RISCVV_BUILTIN(__builtin_rvv_sf_vc_x_se,"", "n")
0008 RISCVV_BUILTIN(__builtin_rvv_sf_vc_i_se,"", "n")
0009 RISCVV_BUILTIN(__builtin_rvv_sf_vc_xv_se,"", "n")
0010 RISCVV_BUILTIN(__builtin_rvv_sf_vc_iv_se,"", "n")
0011 RISCVV_BUILTIN(__builtin_rvv_sf_vc_vv_se,"", "n")
0012 RISCVV_BUILTIN(__builtin_rvv_sf_vc_fv_se,"", "n")
0013 RISCVV_BUILTIN(__builtin_rvv_sf_vc_xvv_se,"", "n")
0014 RISCVV_BUILTIN(__builtin_rvv_sf_vc_ivv_se,"", "n")
0015 RISCVV_BUILTIN(__builtin_rvv_sf_vc_vvv_se,"", "n")
0016 RISCVV_BUILTIN(__builtin_rvv_sf_vc_fvv_se,"", "n")
0017 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_x_se,"", "n")
0018 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_i,"", "n")
0019 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_i_se,"", "n")
0020 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_xv,"", "n")
0021 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_xv_se,"", "n")
0022 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_iv,"", "n")
0023 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_iv_se,"", "n")
0024 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_vv,"", "n")
0025 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_vv_se,"", "n")
0026 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_fv,"", "n")
0027 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_fv_se,"", "n")
0028 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_xvv,"", "n")
0029 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_xvv_se,"", "n")
0030 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_ivv,"", "n")
0031 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_ivv_se,"", "n")
0032 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_vvv,"", "n")
0033 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_vvv_se,"", "n")
0034 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_fvv,"", "n")
0035 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_fvv_se,"", "n")
0036 RISCVV_BUILTIN(__builtin_rvv_sf_vc_xvw_se,"", "n")
0037 RISCVV_BUILTIN(__builtin_rvv_sf_vc_ivw_se,"", "n")
0038 RISCVV_BUILTIN(__builtin_rvv_sf_vc_vvw_se,"", "n")
0039 RISCVV_BUILTIN(__builtin_rvv_sf_vc_fvw_se,"", "n")
0040 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_xvw,"", "n")
0041 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_xvw_se,"", "n")
0042 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_ivw,"", "n")
0043 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_ivw_se,"", "n")
0044 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_vvw,"", "n")
0045 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_vvw_se,"", "n")
0046 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_fvw,"", "n")
0047 RISCVV_BUILTIN(__builtin_rvv_sf_vc_v_fvw_se,"", "n")
0048 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_x_f_qf_rm,"", "n")
0049 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_x_f_qf_rm_tu,"", "n")
0050 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_x_f_qf_rm_m,"", "n")
0051 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_x_f_qf_rm_tum,"", "n")
0052 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_x_f_qf_rm_tumu,"", "n")
0053 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_x_f_qf_rm_mu,"", "n")
0054 RISCVV_BUILTIN(__builtin_rvv_sf_vqmacc_2x8x2,"", "n")
0055 RISCVV_BUILTIN(__builtin_rvv_sf_vqmacc_2x8x2_tu,"", "n")
0056 RISCVV_BUILTIN(__builtin_rvv_sf_vqmaccus_2x8x2,"", "n")
0057 RISCVV_BUILTIN(__builtin_rvv_sf_vqmaccus_2x8x2_tu,"", "n")
0058 RISCVV_BUILTIN(__builtin_rvv_sf_vqmaccsu_2x8x2,"", "n")
0059 RISCVV_BUILTIN(__builtin_rvv_sf_vqmaccsu_2x8x2_tu,"", "n")
0060 RISCVV_BUILTIN(__builtin_rvv_sf_vqmaccu_4x8x4,"", "n")
0061 RISCVV_BUILTIN(__builtin_rvv_sf_vqmaccu_4x8x4_tu,"", "n")
0062 RISCVV_BUILTIN(__builtin_rvv_sf_vqmacc_4x8x4,"", "n")
0063 RISCVV_BUILTIN(__builtin_rvv_sf_vqmacc_4x8x4_tu,"", "n")
0064 RISCVV_BUILTIN(__builtin_rvv_sf_vqmaccus_4x8x4,"", "n")
0065 RISCVV_BUILTIN(__builtin_rvv_sf_vqmaccus_4x8x4_tu,"", "n")
0066 RISCVV_BUILTIN(__builtin_rvv_sf_vqmaccsu_4x8x4,"", "n")
0067 RISCVV_BUILTIN(__builtin_rvv_sf_vqmaccsu_4x8x4_tu,"", "n")
0068 RISCVV_BUILTIN(__builtin_rvv_sf_vfwmacc_4x4x4,"", "n")
0069 RISCVV_BUILTIN(__builtin_rvv_sf_vfwmacc_4x4x4_tu,"", "n")
0070 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_xu_f_qf_rm,"", "n")
0071 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_xu_f_qf_rm_tu,"", "n")
0072 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_xu_f_qf_rm_m,"", "n")
0073 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_xu_f_qf_rm_tum,"", "n")
0074 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_xu_f_qf_rm_tumu,"", "n")
0075 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_xu_f_qf_rm_mu,"", "n")
0076 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_x_f_qf,"", "n")
0077 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_x_f_qf_tu,"", "n")
0078 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_x_f_qf_m,"", "n")
0079 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_x_f_qf_tum,"", "n")
0080 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_x_f_qf_tumu,"", "n")
0081 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_x_f_qf_mu,"", "n")
0082 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_xu_f_qf,"", "n")
0083 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_xu_f_qf_tu,"", "n")
0084 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_xu_f_qf_m,"", "n")
0085 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_xu_f_qf_tum,"", "n")
0086 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_xu_f_qf_tumu,"", "n")
0087 RISCVV_BUILTIN(__builtin_rvv_sf_vfnrclip_xu_f_qf_mu,"", "n")
0088 #undef RISCVV_BUILTIN