Back to home page

EIC code displayed by LXR

 
 

    


File indexing completed on 2025-01-30 09:33:50

0001 /*
0002  * Distributed under the Boost Software License, Version 1.0.
0003  * (See accompanying file LICENSE_1_0.txt or copy at
0004  * http://www.boost.org/LICENSE_1_0.txt)
0005  *
0006  * Copyright (c) 2009 Helge Bahmann
0007  * Copyright (c) 2012 Tim Blechmann
0008  * Copyright (c) 2013 - 2014 Andrey Semashev
0009  */
0010 /*!
0011  * \file   atomic/detail/caps_arch_gcc_x86.hpp
0012  *
0013  * This header defines feature capabilities macros
0014  */
0015 
0016 #ifndef BOOST_ATOMIC_DETAIL_CAPS_ARCH_GCC_X86_HPP_INCLUDED_
0017 #define BOOST_ATOMIC_DETAIL_CAPS_ARCH_GCC_X86_HPP_INCLUDED_
0018 
0019 #include <boost/atomic/detail/config.hpp>
0020 
0021 #ifdef BOOST_HAS_PRAGMA_ONCE
0022 #pragma once
0023 #endif
0024 
0025 #if defined(__GNUC__)
0026 
0027 #if defined(__i386__) &&\
0028     (\
0029         defined(__GCC_HAVE_SYNC_COMPARE_AND_SWAP_8) ||\
0030         defined(__i586__) || defined(__i686__) || defined(__SSE__)\
0031     )
0032 #define BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG8B 1
0033 #endif
0034 
0035 #if defined(__x86_64__) && defined(__GCC_HAVE_SYNC_COMPARE_AND_SWAP_16)
0036 #define BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG16B 1
0037 #endif
0038 
0039 #if defined(__x86_64__) || defined(__SSE2__)
0040 // Use mfence only if SSE2 is available
0041 #define BOOST_ATOMIC_DETAIL_X86_HAS_MFENCE 1
0042 #endif
0043 
0044 #else // defined(__GNUC__)
0045 
0046 #if defined(__i386__) && !defined(BOOST_ATOMIC_NO_CMPXCHG8B)
0047 #define BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG8B 1
0048 #endif
0049 
0050 #if defined(__x86_64__) && !defined(BOOST_ATOMIC_NO_CMPXCHG16B)
0051 #define BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG16B 1
0052 #endif
0053 
0054 #if !defined(BOOST_ATOMIC_NO_MFENCE)
0055 #define BOOST_ATOMIC_DETAIL_X86_HAS_MFENCE 1
0056 #endif
0057 
0058 #endif // defined(__GNUC__)
0059 
0060 #define BOOST_ATOMIC_INT8_LOCK_FREE 2
0061 #define BOOST_ATOMIC_INT16_LOCK_FREE 2
0062 #define BOOST_ATOMIC_INT32_LOCK_FREE 2
0063 #if defined(__x86_64__) || defined(BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG8B)
0064 #define BOOST_ATOMIC_INT64_LOCK_FREE 2
0065 #endif
0066 #if defined(BOOST_ATOMIC_DETAIL_X86_HAS_CMPXCHG16B)
0067 #define BOOST_ATOMIC_INT128_LOCK_FREE 2
0068 #endif
0069 #define BOOST_ATOMIC_POINTER_LOCK_FREE 2
0070 
0071 #define BOOST_ATOMIC_THREAD_FENCE 2
0072 #define BOOST_ATOMIC_SIGNAL_FENCE 2
0073 
0074 #endif // BOOST_ATOMIC_DETAIL_CAPS_ARCH_GCC_X86_HPP_INCLUDED_