EIC code displayed by LXR |
|
|
|
|||
File indexing completed on 2025-08-28 08:52:06
0001 // SPDX-License-Identifier: LGPL-3.0-or-later 0002 // Copyright (C) 2025 Chun Yuen Tsang 0003 #pragma once 0004 0005 #include <edm4eic/unit_system.h> 0006 0007 namespace eicrecon { 0008 0009 struct CFDROCDigitizationConfig { 0010 int adc_bit = 8; 0011 int tdc_bit = 10; 0012 // total number of TDC/ADC values 0013 // Since digitizer starts at zero, max ADC value = adc_range - 1 0014 // Similar for TDC 0015 int adc_range = std::pow(2, adc_bit) * 10; 0016 int tdc_range = std::pow(2, tdc_bit); 0017 0018 double fraction = 0.5; 0019 double tMax = 25 * edm4eic::unit::ns; // 25 ns is the period of 40MHz EIC clock 0020 }; 0021 0022 } // namespace eicrecon
| [ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
|
This page was automatically generated by the 2.3.7 LXR engine. The LXR team |
|